Merge branch 'spi' of github.com:cornell-c2s2/c2s2_ip into spi #600
UnsignedBytelint.yml
on: push
Verilog Compilation and Style
19s
Python Style
11s
Annotations
3 errors and 2 warnings
|
Verilog Compilation and Style:
regs/shift/bitwise.v#L42
Add an `else` clause to the `if` statement.
|
|
Verilog Compilation and Style:
spi/master.v#L231
Keywords `for` is forbidden within `always_comb`.
|
|
Verilog Compilation and Style
Process completed with exit code 2.
|
|
Python Style
Node.js 16 actions are deprecated. Please update the following actions to use Node.js 20: actions/checkout@v3. For more information see: https://github.blog/changelog/2023-09-22-github-actions-transitioning-from-node-16-to-node-20/.
|
|
Verilog Compilation and Style
Node.js 16 actions are deprecated. Please update the following actions to use Node.js 20: actions/checkout@v3. For more information see: https://github.blog/changelog/2023-09-22-github-actions-transitioning-from-node-16-to-node-20/.
|